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One of the main limiting factors in the carrier mobility in semiconductor nanowires is the presence
of deep trap levels. While deep-level transient spectroscopy (DLTS) has proved to be a powerful tool
in analysing traps in bulk semiconductors, this technique is ineffective for the characterisation of
nanowires due to their very small capacitance. Here we introduce a new technique for measuring the
spectrum of deep traps in nanowires. In current-mode DLTS (I-DLTS) the temperature-dependence
of the transient current through a nanowire field-effect transistor in response to an applied gate
voltage pulse is measured. We demonstrate the applicability of I-DLTS to determine the activation
energy and capture cross-sections of several deep defect states in zinc oxide nanowires. In addition
to characterising deep defect states, we show that I-DLTS can be used to measure the surface barrier
height in semiconductor nanowires.
I. INTRODUCTION
Semiconductor nanowires are promising candidates for application in nanoelectronics. Various nanowire-based de-
vices including field-effect transistors [1, 2], sensors [3], axial and core-shell heterostructures [4] and single-electron
transistors [5] have been reported. The electrical properties of nanowires dramatically depend on defects located
both in the nanowire core and on the nanowire surface [6]. Thus the understanding of defect behaviour is crucial
for controlling nanowire transport properties. The investigation of electrically active deep level defects in bulk semi-
conductors is usually carried out by means of transient techniques such as deep level transient spectroscopy (DLTS)
[7] and its derivatives (e.g. photoinduced current spectroscopy PICTS [8] and current transient spectroscopy [9]),
thermostimulated current [10], electron paramagnetic resonance and others. Here the term “deep level” denotes a
state that is located deep in the semiconductor band gap (i.e. at energies lower than EC − kBT and higher than
EV + kBT , EC and EV being the conduction band minimum and valence band maximum, respectively).
Investigation of the electrically active deep defect states in nanowires by DLTS is a challenging task, mainly due to
the difficulties of measuring the very small capacitances of nanowire devices. Only a few papers have therefore been
published on nanowire deep levels: DLTS in combination with PICTS was used to study catalyst-related electrical
defects in an array of Si nanowires [11]; DLTS was used to study a single GaN nanowire pn-junction [12]; and low
frequency noise spectroscopy (LFNS) was applied by Motayed et al. to investigate the effects of metal catalysts on Si
nanowires [13, 14].
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2A different approach has been used to study nanoscale devices (such as thin film field-effect transistors), exploiting
current-mode DLTS (I-DLTS) as opposed to the conventional capacitance-mode DLTS [15]. In I-DLTS the relaxation
of the current through the channel in response to a gate voltage pulse is measured. I-DLTS is a non-destructive
technique which can be carried out directly on a device in a transistor geometry and does not need any additional
fabrication steps. Since nanowire field effect transistors may become constituents of future electronic devices, I-DLTS
is a promising technique to study them.
In this paper we present I-DLTS measurements carried out on individual semiconductor nanowire field effect tran-
sistors. Theoretical models for conductivity relaxation driven by states on the nanowire surface are proposed. In
addition to the usual characterisation of the deep traps in the semiconductor, an analytical model allows the measure-
ment of the surface band-bending of a ZnO nanowire. These results corroborate data obtained using surface sensitive
techniques such as ultraviolet photoelectron spectroscopy [16] and surface photovoltage measurements [17].
A. Current-mode deep level transient spectroscopy in nanowires
1. I-DLTS method
In I-DLTS measurements on nanowire FETs, a fixed drain-source voltage Vds is applied to the nanowire resulting in
a constant current Ids,0 through the nanowire. The gate voltage is kept at a quiescent value VGQ and a gate voltage
pulse ∆VG is applied periodically with period TP and width tP (figure 1.a). In n-type nanowires (like ZnO), a positive
pulse ∆VG populates deep trap states with electrons, which, after the end of the pulse, get emitted from the deep
traps with an emission rate en, contributing to the relaxation current ∆I(t) = I(t) − Ids,0 through the nanowire
(figure 1.b). The I-DLTS signal is constructed by measuring the relaxation current at times t1 and t2 after the end of
the pulse and subtracting them: IDLTS ≡ I(t1)− I(t2).
The rate of carrier emission en from the deep traps can be expressed as: en ∝ σ0 exp(−Edl/kBT ), where Edl is
the deep trap activation energy, σ0 the trap cross-section and kB Boltzmann’s constant. Hence the emission rate
will vary with the temperature T. At sufficiently low temperatures the emission rate will be much lower than t−12 ,
resulting in I(t1)− I(t2) being close to zero. Conversely, at high temperatures the emission rate will be much higher
than t−11 , also resulting in I(t1)− I(t2) = 0. At some intermediate temperature, Tmax, IDLTS will reach a peak value
(figure 1.c). The value of Tmax depends on the choice of t1 and t2. Assuming an exponential time dependence of the
current ∆I(t) ∝ exp(−ent), at temperature Tmax there is an unambiguous relation between the emission rate and the
times t1 and t2: en(Tmax) =
ln(t2/t1)
t2−t1 [7]. By choosing different values of t1 and t2 and measuring the temperature at
which the maximum in IDLTS(T ) occurs, we obtain the dependence of en on temperature. From this dependence we
can obtain the apparent cross-section of the trap σ0 and its energy position in the band gap Edl.
It will be shown later that electron emission from the electron traps generally results in a negative current transient
signal as shown in figure 1.b. This gives rise to an I-DLTS minimum (figure 1.c). Conversely, hole emission will result
in the opposite current transient sign, giving rise to an I-DLTS maximum. Semiconductor nanowires have different
types of trap residing in the core of the nanowire, on its surface, and on the semiconductor-dielectric or semiconductor-
metal interfaces. These traps will affect the current through the nanowire in different ways. An account of the physical
phenomena that govern the dynamics of the carriers due to the deep surface trap states is given in the next section.
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FIG. 1: I-DLTS principle of operation. (a) Time-dependence of the gate voltage; (b) time-dependence of the current through
the nanowire; (c) I-DLTS spectra constructed using two different sets of times (t1, t2) and (t
′
1, t
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2. Current through the nanowire FET
In general, surface band bending affects the conductivity in a nanowire. For example, ZnO nanowires have a surface
charge depletion layer due to a negative surface charge with the dominant conductivity happening in the core of the
nanowire [16, 17]. InAs nanowires, on the other hand, have a surface electron accumulation layer which accounts for
the main contribution to the conductivity [18].
It can be shown (Supplementary information I) that the current through a nanowire can be expressed as:
Ids =
µeff Coxide
L2
[VG + VT]Vds;
VT = Qss/Coxide + qpiR
2NdL/Coxide,
(1)
where µeff is the effective carrier mobility, VG and Vds are the gate voltage and drain-source voltage respectively, VT
is the threshold voltage, Qss the surface state charge, Nd the concentration of ionised shallow donors, L the distance
between contacts and R the radius of the nanowire. Capacitance Coxide is calculated based on the model of a metallic
wire above a charged plane (Supplementary information I). Equation 1 coincides well with the usual transistor formula
in the linear regime [1, 19] with the additional term Qss/Coxide. Because it is usually difficult to estimate the surface
4state concentration, this extra term can cause ambiguity in the estimation of the ionised donor concentration Nd.
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FIG. 2: Model of nanowire band bending for an n-type nanowire with a negative surface charge and surface depletion region.
(a) equilibrium condition, VG = 0; (b) band diagram of the nanowire under applied negative gate voltage; (c) graphic rep-
resentation, with orange region being the conductive core and blue region being the depletion region; (d) dependence of the
surface barrier voltage on the effective negative gate voltage for ZnO nanowires with different donor concentrations, according
to equation 2.
Figure 2 schematically depicts a standard ZnO nanowire with a surface depletion region due to negatively charged
surface states which are attributed to the absorbed oxygen molecules. Carrier capture onto the surface states depends
on the surface barrier height qVB = Eb. It can be seen in figures 2.a,b that the surface barrier for electrons is affected
by the gate voltage. The relationship between the gate voltage and the nanowire surface barrier height for a partially
depleted nanowire can be expressed as (Supplementary information I):
VB(VG,eff) =
qNdWd(VG,eff) [2R−Wd(VG,eff)] ln(R/[R−Wd(VG,eff)])
20ZnO
, (2)
5where Wd is the depletion region width:
Wd(VG,eff) = R−
√
R2 − CoxideVG,eff
qNdpiL
. (3)
Here VG,eff is the effective gate voltage VG,eff = Qss/Coxide + VG and ZnO the dielectric constant of ZnO. Figure 2.d
shows the dependence of the barrier height VB on VG,eff. In particular, for a typical ZnO nanowire with surface barrier
of 0.3 eV and with donor concentration Nd = 5 · 1019 cm3, an increase of the surface barrier by 0.1 eV (i.e. from 0.3
to 0.4 V) requires the gate voltage to change by 5 V.
3. Current transient in nanowires. Emission and capture from the surface trap
Deep electron traps located in the semiconductor volume (in bulk) will affect the current and capacitance transient
behaviour [7]. The current transients in thin film transistors are affected by both bulk and surface traps. Since
nanowires exhibit very high surface-to-volume ratio, the current transient will predominantly depend on the surface
states. Moreover, ZnO is known to be very surface sensitive [20], therefore we will consider here only the surface
traps.
Let us consider surface electron traps that are uniformly distributed on the surface of the n-type nanowire (figure 3).
At quiescent gate voltage bias VGQ, surface traps below the Fermi energy (with activation energy Ess,2) are filled with
electrons, while those traps above the Fermi energy (with activation energy Ess,1) are empty (figure 3.a). When a
positive gate voltage pulse ∆VG is applied, the Fermi energy changes its position, with surface traps below the Fermi
energy capturing electrons. According to Shockley-Read-Hall statistics [21, 22], the capture of electrons onto the
surface states follows an exponential law with capture rate cn which depends on the surface barrier qVB (figure 3.b).
The change in time of the number of electrons captured on the surface state nss(t) is:
nss(t) = nss,max (1− exp(−cnt));
cn = σssγT
2exp(−qVB/kBT ),
(4)
where σss is the surface state capture cross-section, nss,max the maximum possible number of trapped electrons and
γ = 2
√
3(2pi)3/2h−3k2m∗, with m∗ the effective electron mass. We assume as an approximation that the barrier
height VB is constant in time during the charge capture. It will however depend on the gate voltage as outlined in
section I A 2.
At the end of the positive gate voltage pulse, the number of electrons trapped on the surface traps is nss,0 =
nss,max (1 − exp(−cntp)). When the gate voltage returns to the quiescent bias value, the filled levels start emitting
electrons into the conduction band (figure 3.c). The time-dependence of the number of carriers trapped on the surface
levels nss(t) is:
nss(t) = nss,0 exp(−ent);
en = σ0γT
2 exp(−Ess/kBT ),
(5)
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FIG. 3: Mechanism of the current transient in nanowires due to surface states: (a) quiescent gate voltage conditions VGQ; (b)
positive gate voltage pulse ∆VG and electron capture onto surface states; (c) emission of electrons from the filled traps into the
conduction band at the quiescent gate voltage.
where Ess is the energy difference between the energy level of the surface trap and the conduction band and σ0 is an
effective minority carrier capture cross section.
The change in population of the surface levels will result in a current transient through the nanowire. Both surface
and bulk traps will effectively change the surface state charge Qss in equation 1. Surface charge may be represented
as a sum of the constant surface charge and the transient surface charge: Qss(t) = Qss,0 +qnss(t). Taking into account
negative charge of electrons for n-type nanowire, we get the current transient through the nanowire:
∆I(t) =− qVdsµeff
L2
∆Qss(t);
∆Iemission(t) = − µq
L2
Vdsnss,0exp(−ent);
∆Icapture(t) =
µq
L2
Vdsnss,maxexp(−cnt).
(6)
Emission mode and capture mode [23] I-DLTS may be used to infer trap energies Ess and the barrier height VB,
respectively. Both methods were exploited in this work. Here, we will neglect the temperature dependences of the
Fermi level position and the carrier concentration. Therefore, we assume that the values of nss,0 and nss,max are
independent of temperature for given quiescent gate voltage, gate voltage pulse magnitude and gate voltage pulse
width.
4. I-DLTS. Measurement setup
The I-DLTS measurement setup is shown in figure 4. A ZnO nanowire field effect transistor with back-gate is used
for the measurement. The drain-source voltage through the nanowire is kept constant at Vds = 0.2 V. A negative
7quiescent gate voltage bias of VGQ = −10 V keeps a large area of the n-type nanowire cross-section depleted. Gate
voltage pulses ∆VG of 10 V amplitude and 100 µsec duration are applied to the gate of the nanowire FET with
repetition rate between 0.1 and 1 kHz. The current through the nanowire is probed by the differential pre-amplifier
across a reference resistor whose resistance is much smaller than the nanowire resistance. The DC component of the
current is filtered out and the relaxation current is amplified. The signal is supplied to the oscilloscope, averaged and
digitised. The I-DLTS signal IDLTS = I(t1)− I(t2) is measured at different temperatures.
Computer
Oscilloscope
Gate voltage, VG
Constant 
drain-
source 
voltage, Vds
Nanowire
Rref
Preamplifier and 
filter
Si/SiO2
FIG. 4: I-DLTS measurement setup for nanowire FET.
The behaviour of the IDLTS peak depends on the prefactor in equation 6. It can be shown, that if we choose times
t1 and t2 so that t1 varies but the ratio t2/t1 is fixed, then the magnitude of the IDLTS/I(T ) peak corresponding to a
specific trap level will be independent of temperature.
Here for the deep level analysis, the t2/t1 ratio is fixed to 2. The time value t1 ranges from 50 µsec to 4 msec.
8II. EXPERIMENTAL DETAILS
A. ZnO nanowire field effect transistor
ZnO nanowires were grown on Al2O3(0001) substrates by oxygen plasma assisted molecular beam epitaxy using
gold as a catalyst. Details of the growth conditions and nanowire properties are published elsewhere [24]. Nanowires
are 40–100 nm thick and 1–4 µm long. The as-grown sample was ultrasonicated in 2-propanol to remove nanowires
from the substrate. A droplet of the nanowire-2-propanol solution was deposited and dried on an oxidised silicon
substrate with 120 nm silicon oxide thickness. Metal contacts to the nanowires were patterned by electron beam
lithography. Nanowires were argon ion-beam milled for 30 seconds and Ti/Au contacts were sputtered onto them
(figure 5.a) without breaking vacuum. The Ar ion milling was performed to remove an amorphous surface layer and
thereby to decrease the contact resistance [25]. After fabricating the sample, the substrate was mounted onto the
copper block of a chip carrier, which, in turn, was mounted on the end of the dip probe. Liquid helium was used to
cool the sample down to 4.2 K.
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FIG. 5: (a) Scanning electron image of a connected nanowire; b) room temperature current voltage characteristics of the
nanowire at different gate voltages; c) the gate voltage dependence of drain-source current; d) semi-logarithmic plot of the
temperature dependence of nanowire resistance; inset: resistance on a logarithmic scale as a function of inverse temperature.
Room temperature transport characteristics were measured with a Keithley 4200 semiconductor characterization
system. The drain-source voltage dependence of the current of a typical ZnO nanowire is shown in figure 5.b, showing
9Ohmic behaviour. Four-point probe measurements showed negligible contact resistance. The resistance of the ZnO
nanowires ranged from 100 kΩ to 1 MΩ. The dependence of the drain source current on the gate voltage is depicted
in figure 5.c. The On/Off ratio was approximately 106. The field effect mobility of the nanowire was calculated from
the drain-source current using equation 1. The nanowire effective mobility at room temperature varied from 3 to 70
cm2/(V·sec) from wire to wire. The effective carrier concentration of the nanowires ranged from 1018 to 1019 cm−3.
Resistance, mobility and carrier concentration values are in agreement with data obtained by other researchers [1, 16].
The temperature dependence of the 2-point probe DC resistance of a single nanowire is shown in figure 5.d. The
activation energy derived from the high temperature region was 30 meV (figure 5.d, inset).
B. I-DLTS. Trap characterisation
I-DLTS measurements were performed on four ZnO nanowires. Current transients at different temperatures for
one nanowire are presented in figure 6.a. A transient drain current response to a gate voltage pulse similar to the
one shown here was previously observed in ZnO nanowire FETs at room temperature in [26]. Authors attributed
the current transients on a time-scale of seconds to adsorption and desorption of oxygen molecules. However, no
temperature dependence was carried out. Here, the time-scales are much faster (micro- and milliseconds) and the
temperatures are lower. We therefore assume that the current transients in our measurements depend only on the
charging and discharging of carrier traps in the nanowire and the model for the carrier emission given above may be
applied for the analysis of this data.
We shall now consider the transients in figure 6.a. A short negative relaxation immediately after the end of the gate
voltage pulse with a time constant of approximately 50 µsec is attributed to the equipment response and is similar
among all the measured samples. The relaxation curves show the temperature-evolution of the current behaviour due
to the deep trap. As expected from the exponential behaviour of the emission rate (equation 5), the emission rate
increases with temperature.
I-DLTS spectra for ZnO nanowire No.1 are shown in figure 6.b. Peaks in this particular I-DLTS dependence may
be attributed to two electron trap levels SE1 and SE2 and one hole-like trap level SH1. The activation energies
and apparent capture cross sections of these traps can be determined from the Arrhenius plots (figure 6.b, inset).
Parameters of the deep levels measured on four different nanowires are listed in table I. The nanowires exhibit similar
hole-like traps but different electron traps. The normalised amplitude of the traps IDLTS/I(T ) is relatively large
(reaching 0.5 for the level SE1 in nanowire No.1), which indicates a high density of surface traps. It is difficult,
however, to accurately estimate the density of the particular traps SE1, SE2 and SH1 due to the unknown number of
equilibrium surface traps Qss in equation 1.
The levels observed in this work have several pronounced traits that are not expected from simple bulk deep traps.
First, whereas the I-DLTS SH1 magnitude at different rate-windows stays constant at different temperatures, absolute
values of the peak magnitudes attributed to the electron traps, SE1, SE2 and SE3, rapidly increase with temperature
(figure 6.b shows levels SE1 and SE2). This rapid increase in I-DLTS peak magnitude was observed in various reports
and was attributed to the surface states at the un-gated area of a FET [15, 27]. Since the nanowire FETs in the
present work are back-gated, the larger part of the nanowire surface is exposed to air and this affects the I-DLTS
signal through the nanowire surface states.
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TABLE I: Activation energies and apparent cross-section of trap levels derived from Arrhenius plots for four ZnO nanowires.
For I-DLTS spectra and Arrhenius plots of all the nanowires see Supplementary Information II.
Levels Nanowire No. Energy, eV Cross-section cm2
SE1 1, 2 0.11 7×10−21
SE2 1, 2 0.15-0.2 4×10−19–2×10−18
SE3* 1 0.25-0.3 (1–5)×10−18
E4 4 0.45 3×10−12
SH1–SH3 1, 2, 3, 4 0.10–0.20 2×10−19–2×10−18
* – Level SE3 can be seen only in spectra with emission rate windows larger than those shown in Figure 6.b or at higher
temperatures (see Supplementary Information II).
In addition, we can compare the measured trap signatures with trap signatures of the levels studied in bulk ZnO.
ZnO films, bulk crystals and microwires have been studied by capacitance-mode DLTS with various electron traps
levels observed [28–33]. Although the energies of the levels SE1, SE2 and SE3 coincide with the energies of the levels
E1, E2 and E3 from these reports, the trap cross-sections are several orders of magnitude lower in the present work.
Level E4, however, coincides by both energy and cross-section with the level E4 from [28, 29, 33], where it is attributed
to oxygen vacancies. This corroborates our assumption of the surface origin of the levels SE1, SE2 and SE3.
Levels SH1, SH2 and SH3 show very similar activation energies, temperature and amplitude behaviour, and can be
examined together. Hole-like levels have been observed in some n-type FETs and are usually ascribed to the surface
traps, in particular to hole-traps on the un-passivated surface of the FET ([23] and references therein). In the case
of n-type ZnO nanowires, it is very unlikely for the levels SH1 to SH3 to be real hole traps, the reasons for that
being as follows. For some ZnO nanowires, the amplitude of the current transient corresponding to the hole-like level
is comparable to the static current through the nanowire (II-DLTS(Tmax)/I(Tmax) ≈ 0.1 − 0.5), which, assuming the
hole-like level being real hole traps, would indicate concentration of holes comparable to that of electrons. On the
contrary, no inversion current was observed in the FET transfer characteristics at large negative gate biases down
to –60 V, indicating a negligible concentration of holes. Therefore, the levels SH1 to SH3 cannot be real hole traps.
Further study is needed to fully understand the origin of the levels SH1 to SH3.
In conclusion, all the levels observed in ZnO nanowire transistors I-DLTS, except the E4 level, appear to be surface
state related. We tentatively ascribe the E4 level to the oxygen vacancies in the nanowire core. This corroborates
our initial assumption about ZnO nanowires being mostly affected by the surface states. Here, we cannot unam-
biguously determine the exact origin of the observed surface levels. Therefore we will restrict our discussion to the
phenomenological description of the trap recharging characteristics.
C. I-DLTS. Surface barrier height measurement
As it was outlined in section I A 3, capture mode I-DLTS may provide information on the nanowire surface barrier
height. Any surface state that can trap electrons at positive gate voltages and de-trap electrons at negative gate
voltages can be used for this purpose (equation 4). The surface barrier height depends on the effective gate voltage
(figure 3.b.2, equation 2), therefore temperature of the capture-mode I-DLTS peak will depend on the quiescent gate
12
voltage value as well.
Capture-mode I-DLTS was carried out on the nanowire sample No.4 (figure 7). Figure 7.a shows capture-mode
I-DLTS spectra at two different quiescent voltages with the most prominent peaks at 220 K and 230 K. We assume
that these two peaks correspond to the process of carrier capture over the surface barrier by the same surface trap
level which we denote by C1. The surface barrier heights obtained from the I-DLTS measurements are 0.3 eV and
0.4 eV (for VGQ = 10 V and VGQ = 0 V respectively, see Supplementary Information II). This values of the surface
band bending in ZnO nanowire are similar to those obtained by Soudi et al. [17] (0.3 eV) and Chen et al. [16] (0.74
eV).
According to the model in figure 3.b.2, the level C1 exhibits a varying capture activation energy (and consequently,
surface barrier height) which depends on the quiescent voltage. The surface barrier qVB decreases by 0.1 eV (from
0.4 eV to 0.3 eV) when the quiescent voltage increases from 0 to +10 V (figure 7.a). This value is on the same order
of magnitude with that obtained from the model described in section I A 2, figure 2.d. The capture cross-section σss
stays approximately the same and is equal to 5×10−18 cm2.
Figure 7.b shows more detailed quiescent voltage dependence of the I-DLTS signal magnitude, with fixed gate
voltage pulse of ∆VG = −4 V. The peak increases with quiescent voltage. Since the capture follows an exponential
time-dependence (figure 7.b, inset), the capture time-constant can be inferred from the fit. It changes from 0.5 to 0.17
msec when the quiescent voltage increases from +4 to +10 V. The capture activation energy (or barrier energy Eb) is
calculated using equation 4 for VGQ > 4 V and plotted in figure 7.b, blue squares. The barrier energy monotonically
decreases from 325 to 300 meV as expected from the depletion region model.
We can estimate the surface charge concentration from the barrier height (equations 2 and 3). Assuming a carrier
concentration of 1019 cm−3, the surface charge density at zero gate bias is 3.5×1012 cm−2.
III. CONCLUSIONS AND PROSPECTS
In conclusion, we have proposed and successfully implemented the I-DLTS method with gate-voltage pulsing to probe
deep electronic states in individual ZnO nanowires. A variety of deep levels (SE1, SE2, SE3, E4, SH1, SH2 and SH3)
were observed, with both electron-like and hole-like character. A comparison with the literature showed that levels
SE1, SE2 and SE3 are most likely surface trap levels, whereas E4 is a bulk nanowire level related to oxygen vacancies.
Different types of I-DLTS measurement setups (emission-mode, capture-mode and quiescent voltage dependence) were
applied to the nanowire FETs. Surface barrier was established from the capture-mode I-DLTS to be 0.3–0.4 eV at
240 K.
The hole-like trap levels were discovered to affect all the nanowire FET transients. Their amplitude was found to
depend on the quiescent voltage (and hence surface Fermi level). The origin of these levels is still in question.
Although the levels observed originate from the features of the ZnO nanowire FET and are most likely surface
related defects, it is not clear yet whether these levels are intrinsic to ZnO nanowires, or whether they are ZnO-SiO2
or ZnO-contact interface levels.
In general, I-DLTS, especially with combination with other characterization methods, has the prospects to be widely
applied to nanowire research. A variety of material systems can be studied by this method: I-DLTS can be used
to study the effect of the metal catalyst atom incorporation into nanowires during growth; it may give information
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on defect states that account for sensing properties in nanowires; and a more sophisticated analysis of the quiescent
gate-voltage sweeping technique on wrap-gate FETs may give information on the spatial location of defect states in
nanowires with non-uniform composition (such as axial and core-shell nanowires).
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Supporting Information
I. CURRENT THROUGH THE NANOWIRE FIELD EFFECT TRANSISTOR
Surface band bending determines the conductivity in a nanowire. For example, ZnO nanowires have a surface
charge depletion layer due to a negative surface charge with the dominant conductivity happening in the core of the
nanowire [16, 17]. InAs nanowires, on the other hand, have a surface electron accumulation layer which accounts for
the main contribution to the conductivity [18]. A simple model for non-degenerate n-type semiconductor nanowires
is given here. The effect of holes is omitted for clarity.
We assume the nanowire to have cylindrical symmetry, a uniform distribution of ionised shallow donors with
concentration Nd and uniform distribution of surface states. The charge on the nanowire surface is the sum of the
negative surface state charge Qss and the charge induced by the gate voltage, Qsurf = Qss +CoxideVG. Here VG is the
gate voltage and the oxide capacitance Coxide for a back-gated nanowire FET is calculated based on the model of a
metallic wire above a charged plane:
Coxide =
2pi0SiO,effL
ln
(
d/R+
√
(d/R)2 − 1) , (S1)
where L is the distance between contacts, R the radius of the nanowire, SiO,eff is the effective relative permittivity of
air and silicon oxide which can be taken to be equal 2.2 [34], and d the oxide thickness.
The charge on the outer walls of the wire should be balanced by the nanowire charge Qsurf = −QNW. The nanowire
charge is constituted of the positive charge of the ionised shallow donors with concentration Nd and the negative
charge of the free carriers −qL ∫ R
0
n(r)2pir dr, where n(r) is the distribution of the free carrier density which depends
on the conduction band profile in the nanowire. The charge in the nanowire is
QNW = −qL
∫ R
0
n(r)2pir dr + qpiR2NdL. (S2)
Since Qsurf = Qss + CoxideVG, the charge of free carriers is equal to:
Qfree carriers = qL
∫ R
0
n(r)2pir dr = Qss + CoxideVG + qpiR
2NdL. (S3)
The equation for the drain-source current Ids through the nanowire may be derived from [19], assuming the drain-
source voltage Vds is much smaller than the gate voltage and the surface barrier voltage:
Ids =
qVds
L
∫∫
A
µn dA =
=
qVds
L
∫ R
0
µ(r)n(r)2pir dr,
(S4)
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where µ(r) is the mobility which depends on the position (the scattering will be different at the nanowire surface and
in the nanowire core) and A the nanowire cross-sectional area. Next, we introduce the effective carrier mobility µeff
as:
µeff =
∫ R
0
µ(r)n(r)2pir dr∫ R
0
n(r)2pir dr
. (S5)
Now the current through the nanowire becomes:
Ids =
Vdsµeff
L2
Qfree carriers (S6)
Putting equations S3 and S6 together we get:
Ids =
Vdsµeff
L2
(
Qss + CoxideVG + qpiR
2NdL
)
, (S7)
or, equivalently,
Ids =
µeff Coxide
L2
[VG + VT]Vds, (S8)
where VT = Qss/Coxide +qpiR
2NdL/Coxide is the threshold voltage. Equation 1 coincides well with the usual transistor
formula in the linear regime [19]. The usual expression of the threshold voltage does not contain surface charge [1] and
is used to infer the concentration of ionised shallow donors Nd in nanowires, which at high temperatures coincides with
carrier concentration. The appearance of the term Qss/Coxide in the threshold voltage shows that the usual way of
obtaining concentration of ionised shallow donors gives an incorrect result (either underestimating or overestimating
the concentration depending on the sign of surface charges). The negative (Qss < 0) or positive (Qss > 0) surface
charge will create surface depletion or accumulation layer respectively.
Figure 2 schematically depicts a standard ZnO nanowire with a surface depletion region due to negatively charged
surface states which are attributed to oxygen adsorption. We will consider this ZnO nanowire in order to obtain a
relation between the gate voltage and the nanowire surface barrier height.
Under applied gate bias, the surface charge becomes Qsurf = Qss + CoxideVG = CoxideVG,eff, where VG,eff is the
effective gate voltage. The surface charge is balanced by the charge of ionised donors in the depletion region:
|Qsurf| = QNW = qNdpiWd(2R−Wd)L, (S9)
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where Wd the depletion region width. The depletion region width therefore depends on the effective gate voltage:
Wd/R = 1−
√
1− CoxideVG,eff
R2qNdpiL
. (S10)
The charge of the depletion region may also be expressed as QNW = CDRVB, where qVB = Eb is the surface barrier
height, CDR the depletion region capacitance. According to a simple cylindrical capacitor model:
CDR =
2pi0ZnOL
ln(R/(R−Wd)) , (S11)
where ZnO is the dielectric constant of ZnO. The barrier height can be found from combining equations S9 and S11:
VB =
qNdWd(2R−Wd)ln(R/(R−Wd))
20ZnO
, (S12)
Combination of equations S10 and S12 gives the relationship between the nanowire surface barrier height VB and
the effective gate voltage VB,eff.
II. I-DLTS SPECTRA OF ALL THE NANOWIRES AND ARRHENIUS PLOTS
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FIG. 1: (a) Combined I-DLTS spectra taken on the four nanowires with the same emission rate window. Deep electron and
hole-like levels indicated. (b) Combined Arrhenius plots of all the levels measured in this work.
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